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The goal of this project is to redesign, fabricate. and assemble a digital 
circuit operating near a frequency of250 MHz to test a new experimental Gallium 
Arsenide (GaAs) Dynamic Random Access Memory (DRAM). This thesis 
presents the redesigned six~layer printed circuit test fixture and the design of the 
DRAM hold down clamp necessary to affix the DRAM to the test fixture. The use 
of commercially available Computer Aided Design (CAD) and Computer Aided 
Manufacturing (CAM) tools were used for layout and fabrication. Finally. the 
assembly and testing of the test fixture. as well as problems encountered dwing 
the redesign, fabrication, and assembly processes, are discussed. 
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A .. GaAs DRAM 
The GaAs DRAM is a 32-bit memory consisting of eight 
address locations by four bits of information. It is packaged 
in a 132-pin Leaded Ceramic Chip Carrier (LDCC) utilizing 
surface mount technology (SMT). The GaAs DRAM pin assignments 
are shown in Table 1-1-
The GaAs DRAM signals are converted to Emitter Coupled 
Logic (EeL) voltage level at the I/O pads, making the chip 
appear to be an EeL for all practical purposes. The internal 
signals and interface parameters are shown in Table 1-2 [Ref. 
2]. 
B. GENERAL DESIGN PARAMETERS 
The final product of this thesis is a high speed printed 
circuit board which is to be used as a test platform. for a 
Gallium Arsenide Dynamic Read/write Memory (GaAs DRAM) chip. 
The GaAs DRAM was a product of previous research [Ref. 1] and 
has been simulated in HSPICE at a speed of 250 MHz. This high 
speed operation required that a special test platform be 
designed, and a preliminary printed circuit board deSign was 
completed in September 1993 [Ref. 2]. The basic EeL design 
was completed at that time, as was the simulation of the 
board's operation using SUSIE-CAD, . WINDOWS@ based 
schematic capture and logic simulation program. 
~ABLB 1-1 GaA8 DRAM LOCC PIN ASSIGRMBN~S 
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LOW 0.0 to 0.4 V 
HIGH 1.0 to 1.1 V t\ Clock @ noml.nal 250 MHz Variable for test 
Data Strobe LOW 0.0 to 0.4 V Negative edge strobes 
HIGH 1.0 to 1.1 V in ut data 
DRAM System Clock 0.0 to 0.7 V Variable for test purposes 
SOt Dut C cle sinrulator clock @ 250 MEz 
Main Chip Positive 
power Su 1 




Read Comrrand Sl.gnal LOW .4 V 
EIGH 1.1 V 
Nrl.r.:e Cornms:ld LOW 0.0 to 0.1 V 
Sl.gnal 
Refresh Clock LOW 0.4 V 




LOW 0.0 to 0.1 V 
HIGH 0.5 V 
LOW 0 V 
HIGH 1.1 V 
LOW 0 V 
HIGB 1.1 V 
51.31 amps (sinrulated) 
=69 milliamps (simulated) 
=1.1 milliamp (sl.mulated) 
"300 microarnp (s,,-mulated) 
~5 milliMJp (simulnted) 
Test limits"" Access Tl.m .. 
@ 3 nsec 
Test lilnits .. Access Time 
@ 3 nSee: 
25 KHz 10% Duty Cycle 
Pulse Sl. al 
Asserted on Read/Write 
or Refresh 
Asserted on Read/Write 
or Refresh 
The requirement for a special test board for the GaAs 
DRAM arose because of the 250 MHz clock speed at which it was 
designed to operate. Currently at the Naval Postgraduate 
School, DRAM test equipment operating in the 20 MHz range is 
available. Faster equipment, operating near ao MHz, is 
commercially available but prohibitively expensive and still 
will not reach the desired speed of operation. 
C. PRINT.IID CIRCUIT BOARD DESIGN 
The process of developing new technology requires an 
iterative approach that consists of formulating an idea, 
generating a deSign, evaluating the deSign, and incorporating 
changes as required by the evaluation. Depending upon the 
complexity of the technology and ideas involved, this process 
may be relatively quick and painless or drawn-out and 
excruciating. The tools which are used play a large part in 
this process. 
computer Aided Design (CAD) has allowed a new approach to 
this process which enables the engineer to bypass many of the 
restrictions placed on electronic design in the past. This 
thesis project incorporates extensive use of CAD in the 
development process and discusses the difficulties encountered 
with modern, commercially available CAD tools. 
The PC board fabrication process and commercial 
manufacturing concerns when using Computer Aided Manufacturing 
(CAM) tools is also addressed. CAM has permitted increased 
complexity of design which has resulted in increased component 
densities and the necessity of using space saving technoloqy 
such as Surface Mount Devices (SMD). The mnl ti-layer circuit 
board, which was the final outcome of this project, uses SMD 
[or most component.s, with the exception of several switches. 

II. PRINTED CIRCUIT BOARD DESIGN 
The purpose of this chapter will be to describe the 
design changes incorporated into the original printed circuit 
board (PCB) design [Ref. 2] completed by LCDR Michael Butler 
for his thesis. 
A. DESIRED PRIN'l'ED CIRCUIT BOARD CllABGES 
The engineering design changes to the PCB necessary to 
ensure proper chip mating and attachment were deemed 'desired' 
changes. 
1. VLSI Claap Boles 
The first design change needed was the addition of 
four holes in the vicinity of the center of the PCB. 
These holes would allow the VLSI hold down clamp 
(described in Chapter III) to be attached to the PCB. 
This would allow non-destructive (not soldered) 
attachment of the GaAs DRAM chip to the testing board. 
Even distribution of force over the leads from the GaAs 
DRAM chip would require the holes to be placed 
symmetrically. 
The placement of the holes in the PCB proved to be 
more difficult than first anticipated. due to the multi -
layer design. The six layer PCB has two high-speed 
signal layers, Midl and Mid2, crisscrossing the center 
of the board. 
The first attempt at hole placement moved the high-
speed signal paths out of the area in the center to allow 
symmetrical placement of the holes. This resulted i n 
many hours of learning the intricate work i ngs of TANGO 
PCB PLUS [Ref. 3], the CAD package originally used for 
the PCB layout . Al though TANGO allowed the 
modifications, many signal lines and plated through holes 
(conunonly known as vias) had to be modified to allow a 
syrrunetrical placement. This had a cumulative effect from 
the center of the board outward. Some vias could not be 
moved due to the chip density of the original design and 
the need to maintain a 10 mil tolerance. 
After many hours of working on the redesign, it 
became apparent that either the board would have to be 
laid out from the beginning with the hol es in place or 
the requirement for symmetrical placement would be 
relaxed . The decision was made to pl ace the holes near 
the center without synunetry to minimize rerouting of 
signal lines. The holes were then placed as shown in 
Figure 2- 1 . This resulted in rerouting of 26 Signal 
lines and no vias. 
The true ground plane (Figure 2- 2) had to be 
modified to ensure 30 mil clearance around each of the 
ho1es. This required that the hand drawn ground p1ane be 
deleted and redrawn . 
FIGURE 2-1. TOP LAYER SLOW SPEED SIGNAL AND PADS 
FIGURE 2-2. BAND DRAWN GROUND PLANE (BOTTOM LAYER) 
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2. Lengthening The GaAs DRAM Pads 
To ensure proper mating between lhe GaAs DRAB chip 
and the test board, Lhe pads on the PCB needed to be 
lengthened. The location of vias in t.he areas where the 
pads were located prevented making the pads as large as 
desired. using the EDIT tool in TANGO PCB PLUS, the pads 
could be elongAted symmetrically but not on one side 
only. This Umitcd the increase in pad length to 15 mils 
for all but two pads. The two pads that could not be 
changed were between a via and the main pad run. Since 
t;he edit.ing program withln TANGO lengthened the pad 
equally on both sides, these LWO pads would have violated 
cl earance allowances if enlarged. This was not 
considered to be a problem since the two pads in question 
had no signal lines attached. The pads are clearly 
vi sible in Flgure 2-1 as the large square area near the 
center of the PCB. 
B. REQUIRED PRINTED CIRCUIT BOARD CHANGES 
Engineering design changes that were incorporated either 
ensure producibility by i...he fabucatinn house or duo to 
problems with TANGO PCB PLUS were deemed to be 'reqn ired' 
changes. 
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1. Board, Layer, And Dielectric Thickness 
il. Loss Of Fabrication House 
During the original design for the PCB in 
1993, the fabrication house was contacted to ensure 
that the design met any specifications that were 
unique to the board house. Some examples include 
board thickness, minimum via size, and standard 
aperture tool settings. 
After the desired engineering design changes 
were completed, it was learned that the original 
fabrication house had shut down. The 
fabrication house, Western Circuit Technology, had 
several different requirements for the PCB 
fabrication. Most of these requirements did 
alter the basic design; however, those which did 
alter the design proved to be difficult and time 
consuming to implement in TANGO PCB PLUS. 
b. Design Consideratiolls 
The basic design consideration that changing 
the board, layer, and dielectric t.hickness affected 
was t.he requirement to maintain a constant 
characteristic impedance (Zol interconnect. The 
original design used an EeL standard z" of 50 G. 
The following design rules were adhered to [Ref. 2]: 
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.Power requirements (labeling scheme 
depends OIl manufacturer); 
}lost pos i th'c vol t.age equals 
ground (labeled vee or GND). 
b. Most negative vOltage in the 
range of -4.5 to -5.2 v (labeled 
as VEE). 
Voltage for termination resistor 
is -2.0 V (labeled as VBB/VTT). 
2. The signal lines are terminated at the end 
with a resistor of 50 n. The signal line 
itself will have a geometry that supports 
50 n impedance. One end of t.he 
terminating resistor wi 11 be connected as 
close as possible to the load input. while 
the other end w111 be connected to -2.0 V. 
3. Unused inputs /outputs left 
unconnected. If an output is used, the 
associated complement terminal should be 
terminat.ed. 
4. The package is connectcd to VJ:;E and vee 
(GNO) . The end of the resistor (labeled 
TER) would be connected t.o t.he -2.0 v 
Olupply. 
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c. Effects Of Modifications On Zo 
Dielectric thickness was increased from 9 to 13 
mils. Layer thickness was changed t.o 1 mil w~th 1 
ounce copper. For six layers, this resulted in a 
total board thickness of 71 mils as compared to the 
original design thickness of 50 mils. The equation 
for Z, from the HEeL Syst;em Design Handbook [Ref. 4 J 
z = ~"nl-- 4'b I 
o IE; IO.97'~O.8.~JI 
where Er is the relative dielectric constant of 
the board material which is 5.0 for G-10 epoxy glass 
(FR4), w is the trace width (8 mils), t; is the trace 
thickness which equals 1.4 mil for 1 OUDce copper, 
and b is the ground plane to ground plane distance 
which equals 27 mils. 
The final value for Zo is 50.55 Q as compared 
to the original design for which ZD '''as 50 0 by 
design of the specified layer, dielectric, and 
overall board thickness. This change is considered 
to be within tolerance for EeL design 
considerations. 
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7. Minimum Plated Through Hole Size 
The orlginal fabrication house had a via size of IS 
mils. Western Circuit Technology, the new board house, 
required sizes no less than 16 mils. This seemed like a 
minor change at first; however, Tango PCB PLUS does not 
allow global edits to change all via 
simultaneously. This required manual selection of each 
via for the snbsequent size change. 
The 464 vias in the PCB had to be indlviduaJ 1y 
checked and changed. This was a time consuming task 
which delayed sending the final photo plots to the 
fabrication house for a month. Durlng thjs period, 
numerous problems 8xperjenced with the 'l'ANGO PCB PLUS 
soitwdre further delayed the final photo plots. These 
pLoblems and their accompanying solutions will be 
discussed in the next section. 
3. Required Changes Due To Problems with TANGO PCB 
PLUS 
Numerous problems were encountered during the design 
and layout process. Some problems were encountered 
in the original board design f j les that were the starting 
point for this project. Some of the following errors 
were discovered after the proofs were submitted to the 
fabrication house. Thls necessitated fixing the problems 
and resubmitting the proofs. Cumulatively, these errors 
resulted in a four month delay in fabrication. 
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a. Hanging Traces 
After proof submittal, two traces, one on the 
top layer and one on the Hidl layer, were discovered 
to be incomplete runs. These incomplete runs did not 
appear as call outs from the TANGO PCB PLUS Desjgn 
Rules Check software. After reviewing the original 
photo plot files, it was discovered that these 
incomplete runs ""ere present in the orlginal design. 
A careful tracing of the original schematic and 
corresponding photo plot revealed that the traces 
were extraneous and could be deleted. Attempts to 
delete these traces using TANGO PCB PLUS were 
unsuccessful. 
After calling ACCEL' S technical support 
personnel, the traces were deleted by manually 
editing the PCB source code. All photo plot proofs 
had to be regenerated after solving this problem. 
b. Disconnected Signal Trdces 
After proof submittal, two traces on the top 
layer that had become disconnected were discovered. 
These traces were shown on the original proof 
submittal to the fabrication house as connected, yet 
during the course of revisions had become 
dlsconnected. This was disturbing from an 
engineering standpoint because no modifications had 
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been made to those partlcular nets. FUL thermore, 
the error was not called out by the Design Rules 
Check software. 
This necessltated a complete hand tril.ce of all 
photo plots to ensure no further errors were 
present. One additional interrupted signal trace 
was discovered on the Mid2 layer. These problems 
corrected, and all photo plots 
regenerated. 
An'ti-Pad Swell 
The vias which connect to the power and ground 
planes were requ-Lred to . swell' over the top layer 
specification by 30 mils. This would ensure proper 
connection to those internal layers. 
The TANGO PCB PLUS software was supposed to 
accomplish this by the aperture tools set.tings that 
were established when the vias were laid down or 
edited. This was a completely separate problem from 
the minimum via size mentioned earlier. The problem 
was traced to th8 settings that · ..... ere used during the 
original layout. 
Two apertures are available for Lhe pad during 
definition. The first is a 'flash' aperture which 
allows the shutter on the photo plot'Ler to open 
briefly while th~ fllm remains sta.tionary. The PCB 
software does not 'swell' when a f}ash aperture is 
used. The second type of aperture is a 'draw' 
aperture. This allows the shutter on the photo 
plotter to remain open as the film is moved to draw 
the image of the pad on the film. When a 'draw' 
aperture is specified, the pad's power/ground swell 
setting enlarges the pad Slze when generating the 
photo plot for the power or ground plane. This 
ensures proper connectivity between the pad's 
via and the associated plane. 
The corrective action for this problem required 
each pad with connections to the power or ground 
plane to be edited and the aperture changed from 
'flash' to 'draw'. The photo plot files had to be 
regenerated following this correction. 
d. Drill Drawing Legend 
'rhe fabrication house required a drill drawing 
file to be generated for the PCB manufacture. This 
was not one of the original deslgn files. The TANGO 
PCB PLUS software automatically generates a file 
consisting of all holes that are to be drilled into 
the PCB. This file consists of different drill 
symbols for each size hole. 
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The software had no provlslon for: generating a 
legend identifying the differenL symbols -to the 
corresponding hole sizes on the drill drawir.g. A 
manually generated l-egend was created and faxed to 
the fabrication house to correct the problem. 
e. Shorted And Open Cireui ts 
TwO ldyers generated by TANGO PCB PLUS would 
have generat.ed short or open circuits on the t.op and 
bottom layers. The silk screen layer" generated for 
-the top and bottom layer:"s would have printed over 
the component pads that were -to be laid down. This 
would have resulted in an open circuit. This 
problem was found in the original design. The high 
circuit densities that were designed into the PCB 
made -t.he silk screen layer overlap the clrcuit pads. 
This problem was corrected by the tabrication house 
by 'blowing out' any printing that. would overlap a 
pad. ThlS resulted in some of the printing on the 
PCB being illegible; hOl·,'ever, the photo plot proofs 
can be used during assembly -to identify component 
designators where necessary. 
The solder masks for the LOp and bottom layers 
pI"esented another problem. These masks are 
automaticall y generated by TANGO PCB PLUS from the 
completed design. The cloaranco that the software 
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used to generate the solder mask for both layers was 
properly set but the generated photo plot.s would 
allow overlap between adjacent pads causing short 
circuits on the completed deSl-gns. The bUl-It 
in Design Rules Check software for TANGU PCB PLUS 
did not identify either of these problems and would 
have allowed a faulty design to be manufactured. 
The fabrication house uses a more sophisticated 
design rule checker on all incoming photo plot files 
to spot problems before the expensive photo plots 
are generated. The fabrication house was able to 
adjust the solder mask tolerances correctly after 
authorization to modify the photo plot files. 
f. Pads And signal Lines Not Connected 
The PCB Ilo pads were found to be disconnected 
from their respective signal lines by the 
fabrication house. This problem was not ldentified 
by the Design Rules Check software or the built-in 
net checker. The result would have been a non-
functional design. The fabrication house used their 
software to correct the problem after authorization 
for the modi fications was given. The problem could 
not be corrected on the photo plot files generated 
by TANGO PCB PLUS as it showed the pads and signal 
lines being connected, when they were not. 
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c. VLSI TEST FIXTURE CLAMP 
The need to connect the GaAs DRAH Chip to the PCB nOll-
destructively led to the design of a special clamp (Figure 2-
3) using AUTOCAD [Ref. 5]. 
'T'he VLSI hold down clamp was laid out using AUTOCAD, 
Release 11, by constructing an AUTOCAD Interchange Format 
(DXF) file from the four holes laid out in TANGO PCB PLUS for 
the clamp. Importing this file into AU'TOCAD, the stnlcture 
for the clamp was laid out usinq the four holes as a template . 
. ~ schematic was given to the Department of Mechanical 
Engineering for construction of t.he clamp. It was decided to 
use nylon as a base material to minimize interaction with the 
250 MHZ clock used in the test platform. The clamp as 
constructed is shown in Figure 2-4. 
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FIGURE 2-3 VLSI HOLD DOWN CLl\MP SCHEMATIC 
22 
FIGURE 2-4 MANUFACTURED VLSI HOLD DOWN CLAMP 
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III. PRINTED CIRCUIT BOARD ASSEMBLY 
A. PCB RECEIPT AND INSPEC'l'lON 
Three PCB's, with the final photo plots, were received in 
late October from the fabrication house. An inspecUon was 
conducted on the printed circuit board prior to assembly. The 
PCB was compared to the photo plot files sent to the 
fabrication house. All signal lines, plated through holes, 
and non-plated through holes were checked. Since the board is 
a multi-layer design, only the top and bottom layers could be 
examined. The only errors found were Jl and J2, the external 
reset and clock in jacks. These were originally designed to 
be plated through holes but appeared as large pads on the 
flnal PCB. The photo plot files for the top layer showed Jl 
and J2 as pads, so the error was not due to the fabrication 
house. 
Since all signills to Jl and J2 appear on the top layer, 
the p,oblem can be alleviated by soldering jack connectors 
onto the PCB. No other problems have been identified ','lith the 
final product. The PCB is shown in Figures 3-1 and 3-2. 
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FIGURE 3-1 PRINTED CI RCUIT BOARD (TOP VIEW) 
26 
FIGURE 3-2 PRINTED CIRCUI T BOARD ( BOTTOM VIEW) 
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ASSEMBLY 
The task of assembling the test platform began with 
obtaining the required components as specified on the Bill of 
Materials (Appendix B). ThG EeL chips, resistors, and 
capacitors had been obtained before the start of the redesign. 
Only the surface mount dip, DPDT, and SPDT switches had to be 
procured. However, the commonly used sources to obtain 
components did not stock surface mount dip switches. After 
conferring with LCDR Butler, who completed the original 
design, an alternate source for these parts was identified. 
Because the DPOT and SPOT switches matching the footprints 
used on the PCB could not be obtained, the leads on the 
smallest commercially available switches were cut and bent to 
fit the designed footprint. 
During the assembly process, a 700"F soldering iron was 
used. Two types of solder, paste and solid rosin core, were 
used depending on the type of component being installed. This 
was a time consuming process as there were 1651 solder 
connections on the PCB. Using high reliability SOldering 
techniques (Appendix D), each joint was soldered, quenched 
with alcohOl, cleaned, polished and inspected for surface 
defects. Experience has shown that applying the paste solder 
carefully to the SMD component leads, posl-t~onj ng the 
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component on the board, and then applying heat yielded the 
best results. 
After all components were soldered in place, the power 
and signal jacks were bolted to the board. The completely 
assembled. test platform is shown in Figures 3-3 and 3-4. 
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FIGURE 3-3 ASSEMBLED PRINTED CIRCUIT BOARD (TOP VIEW) 
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A. 'rBE SCOPE OF THE PROJF.CT 
Initially, this proiect was to pick up where the previous 
thesIs had left- off. Very little design ""as La be 
accomplished as the prevjous work should have encompassed all 
of the design necessary to bring "'~he PCB to fabrication. with 
the closure of the original fabricdtion house, it became 
necessary to redesign Lhe layout of the PCB. Close 
cooperation with the fabr"LcaUon house throughout this project 
was required. Although no logic design changes were needed, 
the project became an iterative process of correcting problems 
with the photo plots, sending the photo plot files to the 
fabrication house, and learning of !lew problems that had to be 
corrected before the PCB could proceed to fabrlcation. The 
large, dme consuming task of verifying photo plot proofs 
after every change could have been done better by a machine 
with properly operating checking tools. 
The fabricatlon house recommended that future complex 
layouts be accomplished on a more robust sott' ... ·are package. 
Their experiences with PCB design has shown that the majori ty 
of problems with designs submitted to them tor' fabrication are 
with early gen8ration CAo/cAH packages. Currently, the 
Department of E18ctr:i cal Engineering does not have a new 
generatjon PCB design package on line, but one is being loaded 
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into the computers. This should prevent problems in the 
future for similar complex PCB designs. 
RECOMMENDATIONS 
There were several problems encountered during this 
project that could have been easily prevented. The Bill of 
Materials that is generated by a soft .... ·are package does not 
provide a useable footprint for specific components. The 
designer should ensure that a separate listir.g is generated 
that shows Lhe specific catalog and part numbers for each 
component 1 -isted. This would allow follow-on work to proceed 
much quicker as research to locate acceptably sized components 
would be eliminated. 
The loss at the original fabrication house, although 
unique, is another point that needs to be addressed. The 
design changes to the PCB that were required by changing 
fabrication houses after design completion probably should 
have driven an entirely new layout due to the poor editing 
capabiLities of TANGO PCB PLUS. This would have prevented 
many of the problems that were encountered during the 
iterative design change process. In the future, thls may not 
be a problem if a more robust software package is used for PCB 
layout. 
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C. LAYOUT FOR BOARD ASSEKBLY 
The high component density required for this project 
dictated the need to use surface-mount components, while 
budget constraints dictated a maximum board size. The 
resulting design was a nightmare to assemble by hand. This 
was noted by the previous designer but could not be altered 
due to the constraints. Human factors must be considered in 
any design that is to be assembled by hand. The component 
spacing on the PCB could have easily led to damage during the 
assembly process. until the testing of the PCB is completed, 
damage to components will remain unknown. The level of skill 
required is probably beyond the average student's 
capabilities. As a former Electronics Technician, with high 
reliability soldering training, I found the task to be far 
more challenging than any for which I had been trained or 
experienced in the field. 
D. OPERABILITY 
It remains to be seen if the final PCB design will 
accomplish its intended. function, testing the GaAs DRAM Chip. 
The potential exists that the board will not function as 
designed or that an error in the fabrication process resulted 
in a faulty PCB. 
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The other factor is that the GaAs DRAM Chip design may be 
faulty or was manufactured incorrectly. These questions will 
be answered by the testing process which is now ready to 
begin. 
Great care was taken during the design and assembly 
process to ensure a properly operating test platform. The PCB 
has been checked at each step of the process and should 
operate as designed. Hopefully, the testing phase will 
provide useful data on the GaAs DRAM Chip which will increase 
the knowledge base for new designs. 
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This section contains the photo plot proofs for the 
printed circuit board as manufactured. Note that both the 
POWER (VBB termination voltage) and GROUND (VEE reference 
voltage) planes are plotted in the negative due to the 
software constraints. The BOTTOM layer which is the true 
GROUND plane is plotted in positive. The layers are labeled 
in order of their position as follows: 
Figure A-l TOP ASSEMBLY LAYER 
Figure A-2 TOP SOLDER MASK 
Figure A-3 DRILL DRAWING 
Figure A-4 HOLES AND VIAS PLOT 
Figure A-S TOP SILK SCREEN 
Figure A-6 TOP LAYER PADS AND SLOW SPEED SIGNAL 
Figure A-7 POWER = VBB TERMINATION (NEGATIVE) 
Figure A-8 LAYER Midl = FIRST FAST SIGNAL LAYER 
Figure A-9 GROUND = VEE LAYER (NEGATIVE) 
Figure A-lO LAYER MID2 = SECOND FAST SIGNAL LAYER 
Figure A-ll BOTTOM LAYER = TRUE GROUND PLANE 
Figure A-l2 BOTTOM ASSEMBLY LAYER 
Figure A-13 BOTTOM SOLDER MASK 
Figure A-14 BOTTOM SILK SCREEN 
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FIGURE A-I TOP ASSEMBLY LAYER 
3. 
FIGURE A-2 TOP SOLDER MASK 
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FIGURE A-4 BOLES AND VIAS PLOT 
u 
FJ:GURE A-5 TOP SILK SCRE'ER LAYER 
FIGURE A-6 TOP I.AYER PADS AND SLOW SPEED SIGNAl> 
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FIGURE A-9 GROUND = V.I':E LAYER (NEGATIVE) 
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FIGURE A-10 LAYER MID2 0::; SECOND FAST SIGNAL LAYER 
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FIGURE A-13 BOTTOM SOLDER MASK 
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A. APERTIlRE IHFORKATION 
---~-==------------------=~-~~----~------
Apert"rtO :I~O:m.atiOll 
Aper't."". and TOol Deaariptions 
~,. ,,~ c....-nt 
-----------------------------------------------------------------
"'" 
"00 ~" X_008 Y_008 11_000 FD 
"n Ellipee ". .00 ~" Ellipse X 010 Y010 II 000 FD Ellipse 
'" 
~" Ellipse X.012 1_012 11_000 FD 
Ellipse ~" Ellipse X_O'O 1_020 "_000 FD 
">< Ellipse X_100 Y.IOO 11.000 FD 
"" 
Ellipse ... ... X.040 1.040 11_022 n. 
'" '" 
X.032 Y_032 11.000 FL 
Ellipee rlash ElliP"''' X3EO Y.OEO !I.OOO n 
"'" 
Ellipae Flash Ellip.se X_300 '1.300 !I.OOO n. 
"" 
EllipB" 00. Flash Ellipse X.320 '.320 11.000 FL 
Ellipse '00 Flub. Ellipse X 300 Y300 II 200 F'L 
:Sllips .. no Flash Ellipse X_210 '1.210 11.000 FL 
l!lllipse .00 
'" 
X_400 Y_400 <1.250 FL 
"" 
Ellipse 00. Fluh Elli~ X2EOY2EOHOOOFL 
"" 
Ellips .. 00. Flash Ellipse X_420 1_420 11.000 FL 
Ellipse 00. Flash Ellipse X_OSO '1.090 11.000 F'L 
"'" 
Ellip." X_135 '.135 11.000 FL 
"" 
M_' x_oao Y.120 11.050 FL 
"'" 
M_' X_100 1.140 11_000 FL 
"" 
R<iR.,t 
." X_UO Y.OSO 11_050 FL 00. FlaSh M_' X_140 '1.100 <1.000 FL 
.. -, X.012 I.OEO 11.000 FL 
.. -, 00. Flash .. -, X.032 '_080 11.000 FL 
'" 
00. Flash "'-, x_on '1_076 11.000 FL 
"'-, '" 
X.OJ2 Y_09E 11_o00 FL 
.. -, Flash .. -, X 012 YOaO II 000 FL 
"" 
SqRect .. -, X_OJ2 1.100 11_000 FL 
"" 
.,-, Flash .. -, X 012 'Oe2 II 000 FL 
.. -, 
'" 
X.032 '.102 ".000 FL 
.. -, m ... X_012 '_084 11.000 FL 
.. -, 
'" 
X_032 Y.104 11.000 FL 
00. X_026 T.Oeo 11_000 FL 
"'- '" 
00. Fl .... h SqRe<=t X_046 Y.IOO ".000 n. 
"'- '" 
.. -, X.036 Y.066 H_OOO FL 
S'lRe<!t X.0~6 ,"_086 8.000 FL 
.. -, X_OE4 T_OE4 11_000 FL 
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sq Reat X_084. r_064 11_000 FL 
Sq~t X_064 1_064 1I_015FL 
ElIUp," X_025 '1_02511_000 FL 
Sq aeat X_066 I_O~6 11_000 FL 
sq_t X_086 Y_056 11_000 FL 
sq Reat X_072 '1_012 11_000 FL 
Fl_b sq Re<lt X_092 '1_032 11_000 FL 
F1aab Sq Re<:t X_080 1_026 11_000 FL 
F1aab Sq Reat X_100 '1_046 11_000 FL 
P1 .... b sq Reot X_084. '1_012 B_OOO FL 
Flasb Sq!teot X_104 '1_032 11_000 FL 
F1""h SIU" .... X_032 '1_032 B_016 n. 
Flaah Ellipse X_026 '1_026 11_000 FL 
F1aah !:llipse X_052 '1_052 11_000 FL 





X_052 '1_052 11_000 FL 
B. TOOL ASSIGNMENTS 











I' _MH _0090_0090 _OBO_AL 
P_MH_02S0_0250_125_AL 
P_RR_0080_0120_0S0_AL 
P_RR_ 0120_0080_050_ AI.. 
P_stL0012_0060_000_'I'L 
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• • Aperturaftoc1 1snotauigned. 













































































































POlygon, .. 604 
'" 
P~IIR_008Q_0120~050~JU" 
















VCR 032 016. 
V_SQ...032_016. 
59 
E. DESIGN RDLE CBECIC 
DP:C:ReportOptiona 
diaabled. 
Net List Viol .. tio,u.. ena.l>J.ed. 




This seetlon contains the READ.lolE file that "ias sent to 
the fabrlcation house '"~ith the fioal photo plot files for 
manufacLuring the PCB. 
West Coast Circuits, Inc. 
1080 West Beach St. 
Watsonville, California 95076 
(408) 728-4271 
FAX; (408) 728-1827 
ATTRIBUTE DESCRIPTION 
Technology 










for hole plat iog 
FR' 
1 mil thick 1 oz 
-2. Voltage Plane VES termination 1 mil thick 1 oz 
3. High-Speed Signal (Mld1) 
4. Voltage Pl aoe VEE 
5. High-Speed si gna 1 (Mid2) 
61 
1 mil thick 
1 mil thick 
1 mil thick 
"""'" 1 oz
-1 oz 
6. Bottom volt.aqe Plane (GND) 
7. Dlelectric Thickness 
Components 34 28-pin PLce Ie' s 
Resistors (termination) 
Capacitors (bypass) 
1 l32-pin FLCC 
4 switches 
15 eight positioll dip 
Line width All signals 
Total Lines signal + Bottom Plane Fill 
1 mil thick 1 0' 
13 mil 
layen; 













Total Vias Includes Vias+GND Plane Conn 464 vias 32 milx 
Total Holes Vias+ThruPads to Planes 
VEB Connect Connections to VBB Plane 
VEE Connect Connection to VEE Plane 
Design Rules Clearance Pad to Pad 
Clearance Pad to Line 
Clearance Line to Line 
Clearance Hole to Hole 
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16 mil hole or 
larger 
780 hoI e 
clearance @ 3 0 
mils 
186 resistors + 
bypass caps 






Solder Mask PC4 0 1 
The board is made to have alternating signal 3.nd ground plane 
layers with striplines running between the planes. Note that 
both the POWER (VBB termination vol tcige) and GROUND (VEE 
reference voltage) planes are plotted in the negative due to 
the software constraints. The BOTTOM layer which is the true 
GROUND plane is plotted in positive. The layers are labeled 
in order of their position as follows: 
LAYER 
TOP ASSEMBLY LAYER 
TOP SOLDER MASK 
DRILL DRAWING 
HOLES AND VIAS PLOT 
TOP SILK SCREEN 
TOP LAYER PADS AND SLOW SPEED SIGNAL 
GROUND=VEE LAYER 
LAYER Midl=FIRST FAST SIGNAL LAYER 
POWER=VBB TERMINATION VOLTAGE 
LAYER MID2=SECOND FAST SIGNAL LAYER 
BOTTOM LAYER=TRUE GROUND PLANE 
BOTTOM ASSEMBLY LAYER 
BOTTOM SOLDER MASK 



















This section contains the high reliability soldering 
techniques used in the assembly of the PCB. 
A. PREPARATION 
Clean pads, component leads, and solder with residue 
free alcohol. 
If pads or leads are heavily corroded use gun eraser to 
remove corrosion. 
Clean soldering iron tip by repeated passes over lint 
free cloth or tissue. 
Ensure soldering iron is well tinned. 
If possible, pre-tin component leads to ensure gOOd 
solder flow. 
Use 63/37 solder for best flow, electrical and 
mechanical characteristics. 
B. SOLDERING 
Use 45 watt or 700"F soldering iron. 
Use a heat sink (forceps or alligator clips) to prevent 
component damage. 
Apply soldering iron to the lead and pad 
simultaneously. 
Use only enough solder to obtain a convex shape around 
the lead and flowing out to the edges of the pad. 
Immediately after removing heat, I quench' the solder 
connection with alcohol using a short stiff bristle 
brush. 
C. CLEAN UP AND INSPECTION 
. Clean the solder joint with a short stiff bristle brush 
with alcohol to remove all flux. 
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Dry and polish the jOint using cotton tipped cleaning 
sticks with a circular motion around the joint 
("twirling the stick"). 
Inspect the joint for any of the following defects 
which could indicate a cold solder joint: 
Dull finish. 
Wavy lines in the solder. 
Pitted areas in the solder. 
Partial solder flow on lead or pad • 
•• 
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